LDMOSFET with drain potential suppression for 100 V Power IC technology
نویسندگان
چکیده
A standard 0.35 micrometer CMOS technology has been extended for 100 V Power IC applications by accommodating reduced surface field (RESURF) LDMOSFET device with p-well block region or extended poly-overlap region for suppression of the drain wrapping potential. A 100 V integrated H-bridge circuit suitable for driving a brushless DC motor has been designed, manufactured and tested to prove the technology. To streamline the design and integration of this power device 2D and 3D simulations have been performed. Different electrical isolation schemes to provide technology compartmentalization have also been investigated experimentally and results are discussed. 2010 Elsevier Ltd. All rights reserved.
منابع مشابه
Numerical Study of Partial-SOI LDMOSFET Power Devices
Smart power ICs, which monolithically integrate low-loss power devices and control circuitry, have attracted much attention in a wide variety of applications [1], [2]. Commonly used smart power devices are the LDMOS and LIGBT implemented in bulk silicon or SOI (Silicon on Insulator). One of the key issues in the realization of such ‘smart power’ technology is the isolation of power devices and ...
متن کاملA numerical study of partial-SOI LDMOSFETs
The high-voltage and self-heating behavior of partial-SOI (silicon-on-insulator) LDMOSFETs were studied numerically. Different locations of the silicon window were considered to investigate the electrical and thermal effects. It is found that the potential distribution of the partial-SOI LDMOSFET with the silicon window under the drain is similar to that of standard junction isolation devices. ...
متن کاملImproved drain current characteristics of tunnel field effect transistor with heterodielectric stacked structure
In this paper, we proposed a 2-D analytical model for electrical characteristics such as surface potential, electric field and drain current of Silicon-on-Insulator Tunnel Field Effect Transistor (SOI TFETs) with a SiO2/High-k stacked gate-oxide structure. By using superposition principle with suitable boundary conditions, the Poisson’s equation has been solved to model the channel r...
متن کاملThe Effect of DTMOS Transistors on the Performance of a Memristor-based Ternary CAM Cell in Low Power Applications
This paper proposes the use of DTMOS transistors in a memristor-based ternary CAM (MTCAM) instead of MOSFET transistors. It also evaluates the effect of forward body biasing methods in DTMOS transistors on the performance of a MTCAM cell in write mode. These biasing methods are gate-to-body tying (called DT1), drain-to-body tying (called DT2), and gate-to-body tying with a voltage supply of 0.1...
متن کاملModeling Capacitances of a Vertical Rf Power Transistor
This paper addresses the device physics of a novel vertical power MOSFET through detailed TCAD simulation. The simulated I-V and C-V characteristics match well with the measured data. The bias dependence of electrical potential near the recess trench is identified as the cause of a sharp drop in output capacitance against drain voltage. Index Terms — power MOSFET, output capacitance, TCAD
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- Microelectronics Reliability
دوره 51 شماره
صفحات -
تاریخ انتشار 2011